Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
M. Kroes
Xiaojuan Zhang
Marialaura Di Somma
Masahide Abe
Jie Tan
Mei Xiong
Bishwajit Saha
Jaeed Bin Saif
Jason Vander Heiden
Hao Ni
Home
/
Author
/
SHASHI KUMAR
Author Info
Open Visualization
Name
Affiliation
Papers
SHASHI KUMAR
Jonkoping Univ, Dept Elect & Comp Engn, Jonkoping, Sweden
22
Collaborators
Citations
PageRank
27
282
16.58
Referers
Referees
References
582
260
247
Search Limit
100
582
Publications (22 rows)
Collaborators (27 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
An Efficient Router Architecture and Its FPGA Prototyping to Support Junction Based Routing in NoC Platforms
1
0.35
2013
Junction based routing: a scalable technique to support source routing in large NoC platforms
3
0.43
2012
Network-on-chip architectures and design methodologies
0
0.34
2011
An Abstraction to Support Design of Deadlock-free Routing Algorithms for Large and Hierarchical NoCs
0
0.34
2011
An Efficient Technique for In-order Packet Delivery with Adaptive Routing Algorithms in Networks on Chip
1
0.35
2010
Designing Efficient Source Routing for Mesh Topology Network on Chip Platforms
11
0.64
2010
A multi-level routing scheme and router architecture to support hierarchical routing in large network on chip platforms
2
0.36
2010
Region-based routing: a mechanism to support efficient routing algorithms in NoCs
35
1.29
2009
HiRA: A methodology for deadlock free routing in hierarchical networks on chip
15
0.90
2009
Application Specific Routing Algorithms for Networks on Chip
75
2.57
2009
Distance constrained mapping to support NoC platforms based on source routing
1
0.38
2009
Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links
8
0.54
2008
Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions
23
1.01
2008
Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms
12
0.70
2008
Corrections to Chen and Chiu's Fault Tolerant Routing Algorithm for Mesh Networks
13
0.80
2007
Networks-On-Chip: Emerging Research Topics And Novel Ideas
0
0.34
2007
A methodology for design of application specific deadlock-free routing algorithms for NoC systems
24
1.19
2006
A method for router table compression for application specific routing in mesh topology noc architectures
33
1.75
2006
Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions
12
0.71
2006
Off-Line Testing of Delay Faults in NoC Interconnects
5
0.48
2006
Slack-time aware routing in NoC systems
8
0.77
2005
Modelling and evaluation of a network on chip architecture using SDL
0
0.34
2003
1