Design of gate-leakage-based timer using an amplifier-less replica-bias switching technique in 55-nm DDC CMOS.

Paper Info

Title	Year	Citations
Design of gate-leakage-based timer using an amplifier-less replica-bias switching technique in 55-nm DDC CMOS.	2019	0
PageRank	References	Authors
0.34	0	5

Authors (5 rows)

Cited by (0 rows)

References (0 rows)